INTRODUCTION
Digital systems that are practically ill use are still dominantly binary ones. With rapid development of VLSI technologies, the possibilities and reasons for implementation of digital systems with logic basis greater than 2 (so called multiple-valued or MY systems and logic) are becoming real and practically applicable [1] [2] [3] [4] [5] [6] [7] . The greatest interest exists for research, development and implementation of ternary (logic basis 3) and quaternary (logic basis 4) MV circuits and systems [1] [2] [3] [4] [5] [6] [7] . The first designed and practically implemented have been ternary MV circuits and systems.
Good characteristics and advantages of ternary logic systems and circuits are created interest for practical design and implementation of such systems and circuits [1] [2] [3] [4] [5] . There are many advantages of ternary logic systems and circuits comparing with the binary ones: greater speed of logic and arithmetic operations, greater density of memorized information, better usage of transmission paths, decreasing of
Dusanka Bundalo
Faculty of Philosophy University of Banja Luka Banja Luka, Bosnia and Herzegovina
Miroslav Kostadinovie

Faculty of Traffic Engineering
University of East Sarajevo Doboj, Bosnia and Herzegovina interconnections complexity and interconnections area, decreasing of pin number of integrated circuits and printed boards, possibilities for easier testing of digital systems [1] [2] [3] [4] [5] .
The common buses are mainly used method for interconnection and data transmission in the binary digital systems. Connection to the buses is implemented by the logic circuits with high impedance output state. From the same reasons as in the binary systems, the common buses and the logic circuits with high impedance output state are also used in the ternary digital systems [1] [2] [3] [4] [5] . Also, it exists the need to decrease noise influence in such ternary digital circuits and systems. So, there is need for using regenerative ternary circuits with high impedance output state.
The reasons and advantages of application of CMOS technology in implementation of binary digital systems and circuits are well known. All these good characteristics should be also kept in ternary logic systems and circuits. There are also some advantages of CMOS technology that are important and characteristic for ternary logic [1] [2] [3] [4] [5] . Also, since fust descriptions of ternary logic implementation, the greatest interest exists for implementation in CMOS technology.
Possibilities and methods for realization and design of ternary regenerative CMOS logic circuits with high impedance output state are proposed in the paper. Two principles of design and implementation of such ternary CMOS logic circuits are proposed and described: the simple circuits and the buffer/driver circuits. The schemes of such bus interface circuits are given. All proposed principles and solutions have been analyzed and confumed by PSPICE simulations for one CMOS technology process [8] .
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II. STRUCTURE AND DESIGN OF TERNARY REGENERATIVE CMOS LOGIC CIRCUITS WITH HIGH IMPEDANCE OUTPUT STATE
There are two methods to obtain high impedance output state in CMOS ternary logic circuits: using CMOS transmission gate at the circuit output or disconnecting the circuit output from the supply voltages. The possibilities and implementations of CMOS ternary circuits with high impedance output state are proposed and described in paper [9] . Methods for implementation of regenerative ternary CMOS logic circuits are given and described in paper [10] .
Two types of CMOS ternary regenerative circuits with high impedance output state are considered, proposed and described here: the simple circuits with minimal number of transistors and the buffer/driver circuits with powerful output and decreased propagation delay time.
A.
Simple Circuits
The general structures and schemes of simple CMOS ternary regenerative circuits with high impedance output state are shown in The circuit in Fig.la has CMOS transmission gate (TG) at the output of regenerative CMOS ternary circuit (RTC). Standard CMOS inverter is used for control of CMOS transmission gate. For E=2 transistors in transmission gate are turned on and then is Z=X. In that case there is voltage histeresys in static voltage transfer characteristic and the circuit has greater noise immunity. For E=O transmission gate is off and the circuit output is in high impedance state.
The circuit in Fig.l b has additional transistors connected between regenerative CMOS ternary logic circuit (RTC) and the supply voltages. These transistors disconnect the circuit output from supply voltages in the high impedance state. For E=2 all additional transistors are turned on and then is z=x. In that case the circuit has greater noise immunity. For E=O all additional transistors are turned off and the circuit output is in high impedance state.
Schemes of simple circuits with minimal number of transistors, obtained from general structures shown in Fig.l , are proposed and given in Fig.2 . The circuits in Fig.2 use regenerative ternary CMOS identity circuit [10] at the input. Circuit in Fig.2a has standard CMOS transmission gate at the output that is turned on for E=2 and turned off for E=O. Circuit in Fig.2b has serial connection of MOS transistors at the output of regenerative ternary CMOS identity circuit. This gives high impedance at the output for E=O when the serially connected MOS transistors are turned off. The input regenerative ternary CMOS identity circuits are obtained according to principles given in paper [10] . According to paper [10] , binary regenerative CMOS logic circuits are used at the input of circuits in Fig.2a and Fig.2b . Binary regenerative CMOS circuits that are used here are proposed and described in paper [11] . Standard binary CMOS inverters in feedback loop give voltage histeresys in voltage transfer characteristic of the circuits.
The threshold voltages of the circuits can be obtained in the same way as for ternary regenerative CMOS circuits or for binary CMOS regenerative circuits [10, 11] . It can be shown that the threshold voltages of the circuits are approximately given by 
B. Buffer/Driver Circuits
Buffer/driver circuits use schemes with minimal nwnber of CMOS output transistors. General structure of CMOS regenerative ternary buffer/driver circuit with high impedance output state is proposed and shown in Fig.3 . The output part of the circuit is similar as in standard CMOS ternary circuits. Appropriate CMOS control logic network is used for control of circuit output transistors. This control logic network turns on or turns off the output CMOS transistors depending on logic state at information input X and control input E and gives histeresys in static voltage transfer characteristic. For E=2 the circuit functions as the standard CMOS regenerative ternary circuit. Then is Z=X and exists input voltage histeresys. For E=O the output of the circuit is in high impedance state. Needed output power is obtained by adequate design of output CMOS transistors only.
It is possible to obtain more different schemes of CMOS regenerative ternary buffer/driver circuits on the basis of general structure shown in Fig.3 . Difference between such solutions is in the way of implementation of CMOS control logic network. The optimal buffer/driver CMOS ternary regenerative logic circuit with high impedance output state both by number of transistors and by working speed is shown in Fig.4 . This circuit uses CMOS transistors network as the control logic network for output transistors. MOS transistors in feedback loop give histeresys in voltage transfer characteristic and increased noise immunity of the circuit. The threshold voltages of the circuit can be obtained in the same way as for ternary regenerative CMOS circuits or for binary CMOS regenerative circuits [10, 11] . Here given equations (1) to (5) can be used for calculation of threshold voltages.
III. SIMULATION RESULTS
Characteristics of all proposed and described circuits have been analyzed by PSPICE simulation. The static voltage transfer characteristics of all circuits for E=2 are very similar. The characteristic obtained by simulation is shown in Fig.5 . Fig.6b . In Fig.6b td SH is average delay time of transition from static states to high impedance output state, and td HS is average delay time for transition from high impedance output state to static states. Given results in Fig.5 and Fig.6 were obtained by simulation for RL =50Kohm, for supply voltages Vss=OV, Vdd1=3V, Vdd2=6V when the circuits are symmetrical and for one CMOS technology process [8] . In Fig.6 Proposed general structures and concrete solutions give possibility to obtain and design regenerative ternary CMOS circuits with high impedance output state. These circuits are fully CMOS circuits with low or negligible static power consumption. The circuits can be easily designed and implemented according to working conditions of the circuit.
Two types of regenerative ternary CMOS circuits with high impedance output state are proposed. The simple circuits, comparing with the buffer/driver ones, have less number of transistors. But, these circuits have greater propagation delay time for greater capacitive loads. Also, the circuit area increases much more when the output driving capability increases. So, the simple circuits could be used inside of VLSI circuits, at smaller working frequencies and small capacitive loads, in situations when the most important is to obtain high impedance output state and increased noise immunity.
The buffer/driver circuits could be used at greater working frequencies and greater capacitive loads. The buffer/driver circuits can be used as input or output circuits of VLSI systems, or as integrated circuits of smaller scale of integration for interconnection to ternary buses (separate bus interface circuits).
To be possible to compare results of simulations and analysis with earlier obtained results for some other circuits in simulations have been used parameters of one older CMOS technology process.
